I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to:

Attorney Docket No.: 19705,000



Assistant Commissioner for Patents

Washington, D.C. 20231

Gary T. Aka

RECEIVED

JUL 1 3 2001

Technology Center 2100

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Examiner:

D. Ton

Bulent Dervisoglu et al.

Art Unit:

2133

Application No.: 09/275,726

Filed: March 24, 1999

AMENDMENT

For: ON-CHIP SERVICE PROCESSOR

FOR TEST AND DEBUG OF INTEGRATED CIRCUITS

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

In response to the Office Action mailed April 4, 2001, please amend the aboveidentified application as follows:

IN THE CLAIMS:

Please amend claims 1, 10 and 15 as follows:

(Amended twice) An integrated circuit having logic blocks comprising 1 1. 2 a control unit for performing test and debug operations of said logic blocks of 3 said integrated circuit; a memory associated with said control unit, said memory holding instructions 5 for said control unit; and 6 a plurality of probe lines responsive to said control unit for carrying system 7 operation signals at predetermined probe points of said logic blocks, wherein said probe lines 8 comprise strings of storage elements providing signal paths between said probe points and said